Watch, Follow, &
Connect with Us

Reports for: Delphi-BCB/Debugger/CPU  

Report Status Legend:
Open Reported Resolved Closed Withdrawn Private

Report#TitleRatingStatus
125538 [Regression in XE6] Step into lead jump out from the CPU window.
0.00 out of 5
Closed
122438 [Win64] Lots of instructions are disassembled wrong
0.00 out of 5
Open
117776 [Win32/Win64] $67 instruction prefix causes debugger to disconnect/hang
0.00 out of 5
Closed
117435 [x64] Win64 defect in disassembler
0.00 out of 5
Open
116512 [iOS] ARM Disassembler does not disassemble NEON instructions
0.00 out of 5
Open
105857 Wrong assembly listing shown if Generics is added to uses
0.00 out of 5
Closed
102370 [x64] Unable to call 3-argument function in single-step mode
0.00 out of 5
Closed
102354 [x64] cqo command incorrectly disassembled as cwd
0.00 out of 5
Closed
101529 x64: Too small window sizes for registers
0.00 out of 5
Closed
101528 [Debugger / Win64] FPU shown incorrectly
0.00 out of 5
Open
101526 x64: movlps [mem], xmm0 disassembled incorrectly
0.00 out of 5
Closed
101449 [x64] Memory operand of the selected instruction is not displayed
0.00 out of 5
Closed
101268 [x64] CALL operands are shown as offsets, not identifiers
0.00 out of 5
Closed
101018 x64: CALL and JMP QWORD PTR are disassembled as DWORD PTR
0.00 out of 5
Closed
100601 Debugger does not recognise AES instructions
0.00 out of 5
Closed
98864 [x64] MOVQ r64 <-> mmx is disassembled incorrectly
5.00 out of 5
Open
97611 Entire CPU screen crashes
0.00 out of 5
Closed
86487 2Gig address dump limit
0.00 out of 5
Closed
85866 Radix Selection Feature for CPU/FPU Views
0.00 out of 5
Open
80157 Order of registers switched in disassembly of POPCNT instruction
0.00 out of 5
Open
77064 Garbled identifiers in the CPU view, caused by unit namespaces
0.00 out of 5
Closed
74424 (Pulled) Disassembly pane does not display the disassembly in all cases.  Regression from Highlander (due to Unicode enabling).

This o
0.00 out of 5
Closed
73354 SSE2 branch hints for conditional jumps not recognised by debugger
0.00 out of 5
Open
70186 SSSE3 instructions with MMX registers disassembled incorrectly
5.00 out of 5
Open
70185 Different BLENDVPD/BLENDVPS syntax among compiler and debugger
5.00 out of 5
Open
70184 SSE4.1 instruction INSERTPS is disassembled incorrectly
5.00 out of 5
Closed
69263 SSE4.2/SSE4a instruction POPCNT is unknown (disassembled as db $...)
5.00 out of 5
Open
69214 SSE4.2 instruction CRC32 is unknown (disassembled as DB $...)
5.00 out of 5
Closed
69029 SSE4 Instructions ROUNDSD is Disassembled Incorrectly
0.00 out of 5
Closed
68694 SSSE3 Instructions PHSUBD is Disassembled Incorrectly
0.00 out of 5
Closed
68693 SSSE3 Instructions PMULHRSW  is Disassembled Incorrectly
0.00 out of 5
Closed
68597 SSSE3 Instructions PSIGND/PSIGNW/PSIGNB are Disassembled Incorrectly
0.00 out of 5
Closed
67117 Allow the CPU view to be undocked
0.00 out of 5
Closed
67115 Add register/stack/memory panels when entering the disassembly view from an exception
0.00 out of 5
Closed
67110 Can not debug.
1.00 out of 5
Closed
67093 No registers when entering the CPU view from an exception
0.00 out of 5
Closed
66969 Go to address in disassembly view not honoured
5.00 out of 5
Closed
66968 CPU seperate window doesn't work
0.00 out of 5
Closed
58012 Add support for SSE4a Instructions in CPU View
0.00 out of 5
Closed
57773 Add support for SSE5 Instructions in CPU View
0.00 out of 5
Closed
< Prev Next >

Server Response from: ETNACODE01